TU Darmstadt / ULB / TUbiblio

Browse by Person

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: No Grouping | Item Type | Date | Language
Number of items: 5.

Blank, C. ; Ritter, G. ; Hinrichsen, H. ; Eveking, H. (2000)
Formale Verifikation der Register-Allokation.
Conference or Workshop Item, Bibliographie

Eveking, Hans ; Hinrichsen, H. ; Ritter, G. (1999)
Automatic verification of scheduling results in high-level synthesis.
Conference or Workshop Item, Bibliographie

Ritter, Gerd ; Hinrichsen, H. ; Eveking, H. (1999)
Formal verification of descriptions with distinct order of memory operations.
Conference or Workshop Item, Bibliographie

Ritter, Gerd ; Eveking, H. ; Hinrichsen, H. (1999)
Formal verification of designs with complex control by symbolic simulation.
Conference or Workshop Item, Bibliographie

Ritter, Gerd ; Hinrichsen, H. ; Eveking, H. (1999)
Formale Verifikation automatisch generierter Pipelinesysteme durch symbolische Simulation.
Conference or Workshop Item, Bibliographie

This list was generated on Tue Dec 10 00:42:37 2024 CET.