TU Darmstadt / ULB / TUbiblio

Browse by Person

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: No Grouping | Item Type | Date | Language
Number of items: 7.

Hinrichsen, Holger and Ritter, G. and Eveking, H. (2000):
False-path elimination and simplification of sequential acyclic descriptions with complex branching logic.
In: AAA Workshop <2000, Rocquencourt>: Proceedings, [Conference or Workshop Item]

Blank, C. and Ritter, G. and Hinrichsen, H. and Eveking, H. (2000):
Formale Verifikation der Register-Allokation.
In: ITG/GI/GMM-Workshop <2000, Frankfurt>: Proceedings, [Conference or Workshop Item]

Hinrichsen, Holger and Ritter, G. and Eveking, H. (1999):
Automatische Synthese und Verifikation von RISC-Prozessoren.
In: GI/ITG/GMM-Workshop <1999, Braunschweig>: Proceedings. Hrsg.: M. Mutz, M. Lange. - Aachen: Shaker, 1999, Aachen, Shaker, [Conference or Workshop Item]

Hinrichsen, Holger and Eveking, H. and Ritter, G. (1999):
Formal synthesis for pipeline design.
In: DMTCS+CATS'99: International Conference on Discrete Mathematics and Theoretical Computer Science <2, 1999, Auckland>: Proceedings. - Berlin (u.a.): Springer, 1999, Berlin (u.a.), Springer, [Conference or Workshop Item]

Ritter, Gerd and Hinrichsen, H. and Eveking, H. (1999):
Formal verification of descriptions with distinct order of memory operations.
In: ASIAN'99: Advances in Computing Science; 5th Asian Computing Science Conference, Phuket, Thailand 1999; Proceedings. Hrsg.: P.S. Thiagarajan. - Berlin (u.a.): Springer, 1999 (Lecture notes in computer science; 1742), Berlin (u.a.), Springer, [Conference or Workshop Item]

Ritter, Gerd and Eveking, H. and Hinrichsen, H. (1999):
Formal verification of designs with complex control by symbolic simulation.
In: CHARME'99:Advanced Research Working Conference on Correct Hardware Design and Verification Methods <10, 1999, Herrenalb>; Proceedings. - Berlin (u.a.): Springer, 1999 (Lecture notes in computer science; 1703), Berlin (u.a.), Springer, [Conference or Workshop Item]

Ritter, Gerd and Hinrichsen, H. and Eveking, H. (1999):
Formale Verifikation automatisch generierter Pipelinesysteme durch symbolische Simulation.
In: EIS'99: Entwurf integrierter Schaltkreise; Workshop <1999, Darmstadt>: Proceedings. - Darmstadt: GMD, 1999, Darmstadt, GMD, [Conference or Workshop Item]

This list was generated on Tue Dec 1 02:01:32 2020 CET.