TU Darmstadt / ULB / TUbiblio

Browse by Person

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: No Grouping | Item Type | Date | Language
Number of items: 10.

Schickel, Martin and Nimbler, Volker and Braun, Martin and Eveking, Hans (2006):
On Consistency and Completeness of Property-Sets : Exploiting the Property-Based Design-Process.
In: Forum on Design Languages <Darmstadt,2006>, [Conference or Workshop Item]

Glesner, Manfred and Indrusiak, Leandro Soares and Mooney, V. and Eveking, Hans (eds.) (2006):
VLSI-SOC: From Systems to Chips : IFIP TC 10/WG 10.5, Twelfth International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC 2003), December 1 - 3, 2003, Darmstadt, Germany.
New York, Springer, 200, ISBN 0-387-33402-5,
[Book]

Abraham, J. A. and Betts, A. and Drechsler, Rolf and Eveking, Hans and Foster, H. D. and Kropf, T. and Morley, M. J. and Shiple, T. R. and Siegel, M. (2002):
Formal verification : current use and future perspectives.
In: IEEE design & test of computers, pp. 105-113, Vol. 1, [Article]

Eveking, Hans and Blank, Claudia and Krieger, Malte (2002):
Formale Verifikation eingebetteter Systeme.
In: CeBIT Hannover, Universitätsstand des Landes Hessen, [Other]

Eveking, Hans and Blank, Claudia and Levihn, Jens (2002):
Korrekter Entwurf eingebetteter Systeme.
In: Eingebettete Systeme : Entwurf und Anwendungen versteckter Computer.- Darmstadt, 2002.- (Thema Forschung ; 2002,1).- S. 38-41, [Article]

Levihn, Jens and Krieger, Malte and Eveking, Hans and Blank, Claudia (2002):
MCML - a markup-language for a model-of-computation centred design and verification environment.
In: Forum on Specification and Design Languages <5, 2002, Marseille> : Proceedings ... FDL '02.- Marseille: ESIM, [Conference or Workshop Item]

Eveking, Hans (ed.) (2001):
Schwerpunktthema: Formale Verifikationsverfahren.
München, Oldenbourg, 43,1, [Book]

Blank, Claudia and Eveking, Hans and Levihn, Jens and Ritter, G. (2001):
Symbolic simulation techniques - state-of-the-art and applications.
Los Alamitos, Calif., IEEE Computer Soc., In: HLDVT '01: International High Level Design Validation and Test Workshop <6, 2001, Monterey, Calif.>; Proceedings. - Los Alamitos, Calif.: IEEE Computer Soc., 2001, [Conference or Workshop Item]

Eveking, Hans and Hinrichsen, H. and Ritter, G. (1999):
Automatic verification of scheduling results in high-level synthesis.
Los Alamitos, IEEE, In: DATE'99: Design, Automation and Test in Europe <1999, München>; Proceedings. - Los Alamitos: IEEE, 1999, [Conference or Workshop Item]

Eveking, Hans (1998):
Machine assisted verification.
Berlin (u.a.), Springer, In: Lipari Summerschool on Architecture Design and Validation Methods <1998>: Proceedings. Hrsg.: E. Börger. - Berlin (u.a.): Springer, 1998, [Conference or Workshop Item]

This list was generated on Sat Oct 19 01:39:38 2019 CEST.