TU Darmstadt / ULB / TUbiblio

Browse by Person

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: No Grouping | Item Type | Date | Language
Jump to: German | English
Number of items: 7.

German

Windisch, A. ; Ecker, W. ; Hammer, C. ; Mades, J. ; Schneider, T. ; Yang, K. (1999):
An adaptable VHDL-AMS compiler front-end.
In: Forum of Design Languages <1999, Lyon>: Proceedings, [Conference or Workshop Item]

Ecker, Wolfgang ; Mades, J. ; Schneider, T. ; Windisch, A. ; Yang, K. (1999):
A scalable multithreaded compiler front-end.
In: Conference on Parallel Computing <1999, Delft, NL>: Proceedings, [Conference or Workshop Item]

English

Ivanisenko, Yu. ; Enikeev, N. A. ; Yang, K. ; Smoliakov, A. ; Soloviev, V. P. ; Fecht, H. ; Hahn, H. (2016):
Contribution of grain boundary related strain accommodation to deformation of ultrafine-grained palladium.
In: Materials Science and Engineering: A, 668, pp. 255-262. Elsevier Science SA, Switzerland, ISSN 09215093,
[Article]

Ecker, Wolfgang ; Heuchling, M. ; Mades, J. ; Schneider, C. ; Schneider, T. ; Windisch, A. ; Yang, K. ; Zambaldi, M. (1999):
VHDL2HYPER: a highly flexible hypertext generator for VHDL models.
In: VIUF : Verilog-HDL International Users Forum <1999, Orlando, Fla.>; Fall Workshop ; Proceedings, [Conference or Workshop Item]

Ecker, Wolfgang ; Mades, J. ; Schneider, T. ; Windisch, A. ; Yang, K. (1999):
A dependency graph for VHDL design files and design units and its application in a VHDL design environment.
In: International HDL Conference and Exhibition <1999, Santa Clara, USA>: Proceedings, [Conference or Workshop Item]

Ecker, Wolfgang ; Glesner, M. ; Hollstein, T. ; Mades, J. ; Schneider, T. ; Theisen, M. ; Windisch, A. ; Yang, K. (1999):
A flexible connected data system for VHDL source code analysis, transformation and processing.
In: Entwurf Integrierter Schaltungen <9, 1999, Darmstadt>. Vol. 1. S. 209-216. - Berlin: VDE-Verl., 1999, Berlin, VDE-Verl., [Conference or Workshop Item]

Ecker, Wolfgang ; Mades, J. ; Schneider, T. ; Windisch, A. ; Yang, K. (1999):
A makefile generator for VHDL models under consideration of hierarchical names, identifier-visibility and identifier-hiding.
In: Forum of Design Languages <1999, Lyon>: Proceedings, [Conference or Workshop Item]

This list was generated on Tue Aug 3 03:59:21 2021 CEST.