TU Darmstadt / ULB / TUbiblio

Browse by Person

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: No Grouping | Item Type | Date | Language
Number of items: 8.

Murgan, Tudor ; Obeid, Abdulfattah M. ; Guntoro, André ; Zipf, Peter ; Glesner, Manfred ; Heinkel, Ulrich (2005):
Design and implementation of a multi-core architecture for overhead processing in optical transport networks.
In: Workshop on Reconfigurable Communication-Centric SoCs <1, 2005, Montpellier>: Proceedings ... ReCoSoC, [Conference or Workshop Item]

Obeid, Abdulfattah M. ; Murgan, Tudor ; Taadou, A. ; Glesner, Manfred (2005):
HW/SW design and realization of a size-configurable DCT accelerator.
In: IEEE International Conference on Electronics, Circuits and Systems <12, 2005, Gammarth>: Proceedings ... ICECS, Dec. 2005, [Conference or Workshop Item]

Glesner, Manfred ; Hinkelmann, Heiko ; Hollstein, Thomas ; Indrusiak, Leandro Soares ; Murgan, Tudor ; Obeid, Abdulfattah M. ; Petrov, Mihail ; Pionteck, Thilo ; Zipf, Peter (2005):
Reconfigurable embedded systems : an application-oriented perspective on architectures and design techniques.
In: Embedded computer systems: architectures, modeling, and simulation ; 5th international workshop, SAMOS 2005, Samos, Greece, July 18 - 20, 2005 ; proceedings / Timo D. Hämäläinen ... (ed.)- Berlin [u.a.] : Springer, 2005.- XV, 476 S.- (Lecture notes in, [Conference or Workshop Item]

Petrov, Mihail ; Murgan, Tudor ; Obeid, Abdulfattah M. ; Chitu, Cristian ; Zipf, Peter ; Brakensiek, Jörg ; Glesner, Manfred (2004):
Dynamic power optimization of the trace-back process for the Viterbi algorithm.
In: IEEE International Symposium on Circuits and Systems <2004, Vancouver, British Columbia>: Proceedings, May 23 - 26, 2004, Sheraton Vancouver Wall Centre Hotel, Vancouver, British Columbia, Canada / sponsored by the Institute of Electrical and Electronics, Piscataway, NJ, IEEE Operations Center, [Conference or Workshop Item]

Obeid, Abdulfattah M. ; Garcia Ortiz, Alberto ; Glesner, Manfred (2004):
A constraint length and throughput parameterizable architecture for Viterbi decoders.
In: International Conference on Microelectronics <16, 2004, Tunis>: Proceedings, ICM 2004 : December 06 - 08, 2004, Tunis, Tunisia / supported by: IEEE Electron Devices Society.- Piscataway, NJ : IEEE Technical Activities [u.a.], 2004.- XXI, 795 S.- ISBN 0-78, Piscataway, NJ, IEEE Technical Activities [u.a.], [Conference or Workshop Item]

Petrov, Mihail ; Obeid, Abdulfattah M. ; Murgan, Tudor ; Brakensiek, Jörg ; Zipf, Peter ; Glesner, Manfred (2003):
An adaptive trace-back solution for state-parallel Viterbi decoders.
In: International Conference on Very Large Scale Integration of System-on-Chip <2003, Darmstadt>: Proceedings ... Darmstadt, Germany, 1-3 December 2003 / IFIP VLSI-SoC 2003, IFIP WG 10.5.- Darmstadt: Techn.Univ.,Inst.of Microelectronic Systems, 2003.- ISBN 3-, Darmstadt, Techn.Univ.,Inst.of Microelectronic Systems, [Conference or Workshop Item]

Obeid, Abdulfattah M. ; Garcia Ortiz, Alberto ; Petrov, Mihail ; Glesner, Manfred (2003):
A multi-path high speed Viterbi decoder.
In: ICECS, IEEE International Conference on Electronics, Circuits and Systems <10, 2003, as-Sariqa>: Proceedings December 14 - 17, 2003, Sharjah, United Arab Emirates / sponsored by: The Institute of Electrical and Electronics Engineers; IEEE Circuits and Sys, Piscataway, NJ, IEEE Operations Center, [Conference or Workshop Item]

Obeid, Abdulfattah M. ; Garcia Ortiz, Alberto ; Ludewig, Ralf ; Glesner, Manfred (2002):
Prototyping of a high performance generic Viterbi decoder.
In: International Workshop on Rapid System Prototyping <13, 2002,Darmstadt>: Proceedings ... Darmstadt, Germany, July 2002, [Conference or Workshop Item]

This list was generated on Sat Oct 1 07:16:16 2022 CEST.