TU Darmstadt / ULB / TUbiblio

The TaPaSCo Open-Source Toolflow: for the Automated Composition of Task-Based Parallel Reconfigurable Computing Systems

Heinz, Carsten ; Hofmann, Jaco ; Korinth, Jens ; Sommer, Lukas ; Weber, Lukas ; Koch, Andreas (2021)
The TaPaSCo Open-Source Toolflow: for the Automated Composition of Task-Based Parallel Reconfigurable Computing Systems.
In: Journal of Signal Processing Systems, 93 (5)
doi: 10.1007/s11265-021-01640-8
Artikel, Bibliographie

Dies ist die neueste Version dieses Eintrags.

Kurzbeschreibung (Abstract)

The integration of FPGA-based accelerators into a complete heterogeneous system is a challenging task faced by many researchers and engineers, especially now that FPGAs enjoy increasing popularity as implementation platforms for efficient, application-specific accelerators for domains such as signal processing, machine learning and intelligent storage. To lighten the burden of system integration from the developers of accelerators, the open-source TaPaSCo framework presented in this work provides an automated toolflow for the construction of heterogeneous many-core architectures from custom processing elements, and a simple, uniform programming interface to utilize spatially distributed, parallel computation on FPGAs. TaPaSCo aims to increase the scalability and portability of FPGA designs through automated design space exploration, greatly simplifying the scaling of hardware designs and facilitating iterative growth and portability across FPGA devices and families. This work describes TaPaSCo with its primary design abstractions and shows how TaPaSCo addresses portability and extensibility of FPGA hardware designs for systems-on-chip. A study of successful projects using TaPaSCo shows its versatility and can serve as inspiration and reference for future users, with more details on the usage of TaPaSCo presented in an in-depth case study and a short overview of the workflow.

Typ des Eintrags: Artikel
Erschienen: 2021
Autor(en): Heinz, Carsten ; Hofmann, Jaco ; Korinth, Jens ; Sommer, Lukas ; Weber, Lukas ; Koch, Andreas
Art des Eintrags: Bibliographie
Titel: The TaPaSCo Open-Source Toolflow: for the Automated Composition of Task-Based Parallel Reconfigurable Computing Systems
Sprache: Englisch
Publikationsjahr: Mai 2021
Verlag: Springer
Titel der Zeitschrift, Zeitung oder Schriftenreihe: Journal of Signal Processing Systems
Jahrgang/Volume einer Zeitschrift: 93
(Heft-)Nummer: 5
DOI: 10.1007/s11265-021-01640-8
Zugehörige Links:
Kurzbeschreibung (Abstract):

The integration of FPGA-based accelerators into a complete heterogeneous system is a challenging task faced by many researchers and engineers, especially now that FPGAs enjoy increasing popularity as implementation platforms for efficient, application-specific accelerators for domains such as signal processing, machine learning and intelligent storage. To lighten the burden of system integration from the developers of accelerators, the open-source TaPaSCo framework presented in this work provides an automated toolflow for the construction of heterogeneous many-core architectures from custom processing elements, and a simple, uniform programming interface to utilize spatially distributed, parallel computation on FPGAs. TaPaSCo aims to increase the scalability and portability of FPGA designs through automated design space exploration, greatly simplifying the scaling of hardware designs and facilitating iterative growth and portability across FPGA devices and families. This work describes TaPaSCo with its primary design abstractions and shows how TaPaSCo addresses portability and extensibility of FPGA hardware designs for systems-on-chip. A study of successful projects using TaPaSCo shows its versatility and can serve as inspiration and reference for future users, with more details on the usage of TaPaSCo presented in an in-depth case study and a short overview of the workflow.

Freie Schlagworte: FPGA, Reconfigurable computing, Design space exploration, System-on-Chip design, Design automation, High-level synthesis, Scalability, Portability, TaPaSCo, Heterogeneous computing, Parallel computing, RISC-V
Zusätzliche Informationen:

Erstveröffentlichung; Part of a collection: Computer Science SDG 7: Affordable and Clean Energy

Sachgruppe der Dewey Dezimalklassifikatin (DDC): 000 Allgemeines, Informatik, Informationswissenschaft > 004 Informatik
Fachbereich(e)/-gebiet(e): 20 Fachbereich Informatik
20 Fachbereich Informatik > Eingebettete Systeme und ihre Anwendungen
Hinterlegungsdatum: 16 Jan 2025 12:09
Letzte Änderung: 16 Jan 2025 12:09
PPN:
Export:
Suche nach Titel in: TUfind oder in Google

Verfügbare Versionen dieses Eintrags

Frage zum Eintrag Frage zum Eintrag

Optionen (nur für Redakteure)
Redaktionelle Details anzeigen Redaktionelle Details anzeigen