TU Darmstadt / ULB / TUbiblio

A Stochastic Method for Security Evaluation of Cryptographic FPGA Implementations

Kasper, Michael ; Schindler, Werner ; Stoettinger, Marc (2010)
A Stochastic Method for Security Evaluation of Cryptographic FPGA Implementations.
Conference or Workshop Item, Bibliographie

Abstract

We introduce a stochastic method for the security evaluation and dynamic power consumption analysis in the context of side-channel analysis. This method allows to estimate data-dependent power consumption induced by secret parameters, e.g. a cryptographic key, which may be exploited in power attacks. In particular, IP-cores for security applications on FPGAs have to be made secure against these attacks. We show that the same stochastic methods provide FPGA designers constructive feedback on the information leakage of the design. Applied as a constructive tool these stochastic methods allow the designer to quantify the side-channel resistance and weaknesses of the IP-core design, a feature which supports the design of secure and side-channel resistant implementations, especially on FPGAs.

Item Type: Conference or Workshop Item
Erschienen: 2010
Creators: Kasper, Michael ; Schindler, Werner ; Stoettinger, Marc
Type of entry: Bibliographie
Title: A Stochastic Method for Security Evaluation of Cryptographic FPGA Implementations
Language: English
Date: December 2010
Book Title: Proceedings of the 2010 International Conference on Field-Programmable Technology - FPT 2010
Abstract:

We introduce a stochastic method for the security evaluation and dynamic power consumption analysis in the context of side-channel analysis. This method allows to estimate data-dependent power consumption induced by secret parameters, e.g. a cryptographic key, which may be exploited in power attacks. In particular, IP-cores for security applications on FPGAs have to be made secure against these attacks. We show that the same stochastic methods provide FPGA designers constructive feedback on the information leakage of the design. Applied as a constructive tool these stochastic methods allow the designer to quantify the side-channel resistance and weaknesses of the IP-core design, a feature which supports the design of secure and side-channel resistant implementations, especially on FPGAs.

Uncontrolled Keywords: Secure Things;CASCADE;power analysis, stochastic approach, secure design, constructive side-channel analysis
Divisions: LOEWE > LOEWE-Zentren > CASED – Center for Advanced Security Research Darmstadt
LOEWE > LOEWE-Zentren
LOEWE
Date Deposited: 31 Dec 2016 00:15
Last Modified: 17 May 2018 13:02
PPN:
Export:
Suche nach Titel in: TUfind oder in Google
Send an inquiry Send an inquiry

Options (only for editors)
Show editorial Details Show editorial Details