Vogt, Markus ; Hempel, Gerald ; Castrillon, Jeronimo ; Hochberger, Christian (2015)
GCC-Plugin for Automated Accelerator Generation and Integration on Hybrid FPGA-SoCs.
Proceedings of the Second International Workshop on FPGAs for Software Programmers (FSP).
Konferenzveröffentlichung, Bibliographie
Kurzbeschreibung (Abstract)
In recent years, architectures combining a reconfigurable fabric and a general purpose processor on a single chip became increasingly popular. Such hybrid architectures allow extending embedded software with application specific hardware accelerators to improve performance and/or energy efficiency. Aiding system designers and programmers at handling the complexity of the required process of hardware/software (HW/SW) partitioning is an important issue. Current methods are often restricted, either to bare-metal systems, to subsets of mainstream programming languages, or require special coding guidelines, e.g., via annotations. These restrictions still represent a high entry barrier for the wider community of programmers that new hybrid architectures are intended for. In this paper we revisit HW/SW partitioning and present a seamless programming flow for unrestricted, legacy C code. It consists of a retargetable GCC plugin that automatically identifies code sections for hardware acceleration and generates code accordingly. The proposed workflow was evaluated on the Xilinx Zynq platform using unmodified code from an embedded benchmark suite.
| Typ des Eintrags: | Konferenzveröffentlichung |
|---|---|
| Erschienen: | 2015 |
| Autor(en): | Vogt, Markus ; Hempel, Gerald ; Castrillon, Jeronimo ; Hochberger, Christian |
| Art des Eintrags: | Bibliographie |
| Titel: | GCC-Plugin for Automated Accelerator Generation and Integration on Hybrid FPGA-SoCs |
| Sprache: | Englisch |
| Publikationsjahr: | September 2015 |
| Reihe: | FSP 2015 |
| Veranstaltungstitel: | Proceedings of the Second International Workshop on FPGAs for Software Programmers (FSP) |
| Kurzbeschreibung (Abstract): | In recent years, architectures combining a reconfigurable fabric and a general purpose processor on a single chip became increasingly popular. Such hybrid architectures allow extending embedded software with application specific hardware accelerators to improve performance and/or energy efficiency. Aiding system designers and programmers at handling the complexity of the required process of hardware/software (HW/SW) partitioning is an important issue. Current methods are often restricted, either to bare-metal systems, to subsets of mainstream programming languages, or require special coding guidelines, e.g., via annotations. These restrictions still represent a high entry barrier for the wider community of programmers that new hybrid architectures are intended for. In this paper we revisit HW/SW partitioning and present a seamless programming flow for unrestricted, legacy C code. It consists of a retargetable GCC plugin that automatically identifies code sections for hardware acceleration and generates code accordingly. The proposed workflow was evaluated on the Xilinx Zynq platform using unmodified code from an embedded benchmark suite. |
| Fachbereich(e)/-gebiet(e): | 18 Fachbereich Elektrotechnik und Informationstechnik > Institut für Datentechnik > Rechnersysteme 18 Fachbereich Elektrotechnik und Informationstechnik 18 Fachbereich Elektrotechnik und Informationstechnik > Institut für Datentechnik |
| Hinterlegungsdatum: | 19 Apr 2016 07:25 |
| Letzte Änderung: | 19 Apr 2016 07:25 |
| PPN: | |
| Export: | |
| Suche nach Titel in: | TUfind oder in Google |
 |
Frage zum Eintrag |
Optionen (nur für Redakteure)
 |
Redaktionelle Details anzeigen |
Drucken
Impressum