Shoufan, Abdulhadi ; Wink, Thorsten ; Molter, Gregor ; Huss, Sorin ; Strenzke, Falko (2009)
A Novel Processor Architecture for McEliece Cryptosystem and FPGA Platforms.
doi: 10.1109/ASAP.2009.29
Konferenzveröffentlichung, Bibliographie
Kurzbeschreibung (Abstract)
McEliece scheme represents a code-based public-key cryptosystem. So far, this cryptosystem was not employed because of efficiency questions regarding performance and communication overhead.This paper presents a novel processor architecture as a high-performance platform to execute key generation, encryption and decryption according to this cryptosystem. A prototype of this processor is realized on Virtex-5 FPGA and tested via a software API. A comparison with a similar software solution highlights the performance advantage of the proposed hardware solution.
Typ des Eintrags: | Konferenzveröffentlichung |
---|---|
Erschienen: | 2009 |
Autor(en): | Shoufan, Abdulhadi ; Wink, Thorsten ; Molter, Gregor ; Huss, Sorin ; Strenzke, Falko |
Art des Eintrags: | Bibliographie |
Titel: | A Novel Processor Architecture for McEliece Cryptosystem and FPGA Platforms |
Sprache: | Englisch |
Publikationsjahr: | Juli 2009 |
Buchtitel: | 20th IEEE International Conference on Application-specific Systems, Architectures and Processors |
DOI: | 10.1109/ASAP.2009.29 |
Kurzbeschreibung (Abstract): | McEliece scheme represents a code-based public-key cryptosystem. So far, this cryptosystem was not employed because of efficiency questions regarding performance and communication overhead.This paper presents a novel processor architecture as a high-performance platform to execute key generation, encryption and decryption according to this cryptosystem. A prototype of this processor is realized on Virtex-5 FPGA and tested via a software API. A comparison with a similar software solution highlights the performance advantage of the proposed hardware solution. |
Freie Schlagworte: | Secure Things;Cryptography Hardware and Implementation, Cryptoprocessor, McEliece Cryptosystem, Goppa Code, FPGA |
Fachbereich(e)/-gebiet(e): | LOEWE > LOEWE-Zentren > CASED – Center for Advanced Security Research Darmstadt LOEWE > LOEWE-Zentren LOEWE |
Hinterlegungsdatum: | 31 Dez 2016 00:15 |
Letzte Änderung: | 17 Mai 2018 13:02 |
PPN: | |
Export: | |
Suche nach Titel in: | TUfind oder in Google |
Frage zum Eintrag |
Optionen (nur für Redakteure)
Redaktionelle Details anzeigen |