TU Darmstadt / ULB / TUbiblio

An Efficient FPGA Implementation for an DECT Brute-Force Attacking Scenario

Molter, Gregor ; Ogata, Kei ; Tews, Erik ; Weinmann, Ralf-Philipp (2009)
An Efficient FPGA Implementation for an DECT Brute-Force Attacking Scenario.
doi: 10.1109/ICWMC.2009.20
Konferenzveröffentlichung, Bibliographie

Kurzbeschreibung (Abstract)

We present a novel attacking scenario to break into secured DECT-GAP communication. To demonstrate the feasibility of our attack, we propose a brute-force architecture to efficiently recalculate all communication-related shared secrets between the DECT base station and handset. The efficiency of our architecture is demonstrated by a highly pipelined, multi-brute-force-component FPGA implementation. It exploits common weak random number generators implemented at the DECT base stations and a weak authentication scheme between the DECT base stations and their handsets.

Typ des Eintrags: Konferenzveröffentlichung
Erschienen: 2009
Autor(en): Molter, Gregor ; Ogata, Kei ; Tews, Erik ; Weinmann, Ralf-Philipp
Art des Eintrags: Bibliographie
Titel: An Efficient FPGA Implementation for an DECT Brute-Force Attacking Scenario
Sprache: Englisch
Publikationsjahr: August 2009
Verlag: IEEE Computer Society
Buchtitel: 5th IEEE International Conference on Wireless and Mobile Communications (ICWMC 2009)
DOI: 10.1109/ICWMC.2009.20
Kurzbeschreibung (Abstract):

We present a novel attacking scenario to break into secured DECT-GAP communication. To demonstrate the feasibility of our attack, we propose a brute-force architecture to efficiently recalculate all communication-related shared secrets between the DECT base station and handset. The efficiency of our architecture is demonstrated by a highly pipelined, multi-brute-force-component FPGA implementation. It exploits common weak random number generators implemented at the DECT base stations and a weak authentication scheme between the DECT base stations and their handsets.

Freie Schlagworte: Secure Things;DECT, DECT-GAP, Attacking Scenario, Brute-Force, FPGA
ID-Nummer: ISS:Molter:2009:AnEfficientF:154
Fachbereich(e)/-gebiet(e): LOEWE > LOEWE-Zentren > CASED – Center for Advanced Security Research Darmstadt
20 Fachbereich Informatik > Integrierte Schaltungen und Systeme
20 Fachbereich Informatik > Kryptographische Protokolle
20 Fachbereich Informatik > Theoretische Informatik - Kryptographie und Computeralgebra
LOEWE > LOEWE-Zentren
20 Fachbereich Informatik
LOEWE
Hinterlegungsdatum: 31 Dez 2016 00:15
Letzte Änderung: 17 Mai 2018 13:02
PPN:
Export:
Suche nach Titel in: TUfind oder in Google
Frage zum Eintrag Frage zum Eintrag

Optionen (nur für Redakteure)
Redaktionelle Details anzeigen Redaktionelle Details anzeigen