TU Darmstadt / ULB / TUbiblio

Browse by Person

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: No Grouping | Item Type | Date | Language
Number of items: 9.

Schneider, T. and Mades, J. and Windisch, A. and Hollstein, T. and Glesner, M. and Kruse, T. (2001):
Eine WEB-basierte Simulationsumgebung für VHDL-AMS.
In: E.I.S. 2001: ITG/GI/GMM-Workshop Entwurf Integrierter Schaltungen <10, 2001, Dresden>; Tagungsbd. S. 273 - 276, [Conference or Workshop Item]

Sporer, Mathias and Windisch, A. and Ziegler, E. and Monjau, D. and Schneider, T. and Mades, J. and Grimm, C. and Oehler, P. (2001):
RODOS - Reuse oriented design of embedded systems.
Tübingen, Wilhelm-Schickard-Inst. für Informatik, In: Demonstrations at the University Booth of the DATE Conference <2001, München>: Proceedings. - Tübingen: Wilhelm-Schickard-Inst. für Informatik, 2001. S. 14, [Conference or Workshop Item]

Windisch, A. and Monjau, D. and Schneider, T. and Mades, J. and Glesner, M. and Ecker, W. (2001):
A VHDL-Centric mixed language simulation environment.
In: System-on-chip-methodologies and design languages. Hrsg.: P. J. Ashenden. - Boston, Mass.: Kluwer Acad. Publ., 2001. S. 37 - 46, Boston, Mass., Kluwer Acad. Publ., [Book Section]

Ecker, Wolfgang and Heuchling, M. and Mades, J. and Schneider, C. and Schneider, T. and Windisch, A. and Yang, K. and Zambaldi, M. (1999):
VHDL2HYPER: a highly flexible hypertext generator for VHDL models.
In: VIUF : Verilog-HDL International Users Forum <1999, Orlando, Fla.>; Fall Workshop ; Proceedings, [Conference or Workshop Item]

Windisch, A. and Ecker, W. and Hammer, C. and Mades, J. and Schneider, T. and Yang, K. (1999):
An adaptable VHDL-AMS compiler front-end.
In: Forum of Design Languages <1999, Lyon>: Proceedings, [Conference or Workshop Item]

Ecker, Wolfgang and Mades, J. and Schneider, T. and Windisch, A. and Yang, K. (1999):
A dependency graph for VHDL design files and design units and its application in a VHDL design environment.
In: International HDL Conference and Exhibition <1999, Santa Clara, USA>: Proceedings, [Conference or Workshop Item]

Ecker, Wolfgang and Glesner, M. and Hollstein, T. and Mades, J. and Schneider, T. and Theisen, M. and Windisch, A. and Yang, K. (1999):
A flexible connected data system for VHDL source code analysis, transformation and processing.
Berlin, VDE-Verl., In: Entwurf Integrierter Schaltungen <9, 1999, Darmstadt>. Vol. 1. S. 209-216. - Berlin: VDE-Verl., 1999, [Conference or Workshop Item]

Ecker, Wolfgang and Mades, J. and Schneider, T. and Windisch, A. and Yang, K. (1999):
A makefile generator for VHDL models under consideration of hierarchical names, identifier-visibility and identifier-hiding.
In: Forum of Design Languages <1999, Lyon>: Proceedings, [Conference or Workshop Item]

Ecker, Wolfgang and Mades, J. and Schneider, T. and Windisch, A. and Yang, K. (1999):
A scalable multithreaded compiler front-end.
In: Conference on Parallel Computing <1999, Delft, NL>: Proceedings, [Conference or Workshop Item]

This list was generated on Tue Aug 20 00:43:56 2019 CEST.