TU Darmstadt / ULB / TUbiblio

Design Space Exploration of Application Specific Number Formats Targeting an FPGA Implementation of SPICE

Gehrunger, Jonas ; Hochberger, Christian
eds.: Palumbo, Francesca ; Keramidas, Georgios ; Voros, Nikolaos ; Diniz, Pedro C. (2023)
Design Space Exploration of Application Specific Number Formats Targeting an FPGA Implementation of SPICE.
19th International Symposium on Applied Reconfigurable Computing. Cottbus, Germany (27.09.2023-29.09.2023)
doi: 10.1007/978-3-031-42921-7_5
Conference or Workshop Item, Bibliographie

Abstract

Most scientific computations use double precision floating point numbers. Recently, posits as an additional alternative have been established and are subject to ongoing research. In FPGA implementations arbitrary combinations of mantissa and exponent widths are possible. For some applications the required precision can be determined analytically without knowledge of the input data. Thus, in these cases a lower bound for the hardware effort can be given. Other applications may be more resilient to the precision of the chosen number representation. One example of such application is SPICE for circuit simulation. SPICE exhibits kind of self-healing behavior, since it detects the accumulated error and if the error gets too large, it can take recovery measures. In this case, more iterations are required, leading to more operations in total. This allows us an additional degree of freedom: We can trade lower precision and thus smaller area against the increased calculation effort. This paper develops a methodology to use these different options to find an optimal solution for each specific SPICE application scenario. It turns out that for regular IEEE-754 floating point formats a number format between single and double precision delivers the best trade off between operator size and computation time. Surprisingly, using posit based representations does not improve the overall runtime of simulations.

Item Type: Conference or Workshop Item
Erschienen: 2023
Editors: Palumbo, Francesca ; Keramidas, Georgios ; Voros, Nikolaos ; Diniz, Pedro C.
Creators: Gehrunger, Jonas ; Hochberger, Christian
Type of entry: Bibliographie
Title: Design Space Exploration of Application Specific Number Formats Targeting an FPGA Implementation of SPICE
Language: English
Date: 16 September 2023
Publisher: Springer Nature Switzerland
Book Title: Applied Reconfigurable Computing. Architectures, Tools, and Applications
Series: Lecture Notes in Computer Science
Series Volume: 14251
Event Title: 19th International Symposium on Applied Reconfigurable Computing
Event Location: Cottbus, Germany
Event Dates: 27.09.2023-29.09.2023
DOI: 10.1007/978-3-031-42921-7_5
Abstract:

Most scientific computations use double precision floating point numbers. Recently, posits as an additional alternative have been established and are subject to ongoing research. In FPGA implementations arbitrary combinations of mantissa and exponent widths are possible. For some applications the required precision can be determined analytically without knowledge of the input data. Thus, in these cases a lower bound for the hardware effort can be given. Other applications may be more resilient to the precision of the chosen number representation. One example of such application is SPICE for circuit simulation. SPICE exhibits kind of self-healing behavior, since it detects the accumulated error and if the error gets too large, it can take recovery measures. In this case, more iterations are required, leading to more operations in total. This allows us an additional degree of freedom: We can trade lower precision and thus smaller area against the increased calculation effort. This paper develops a methodology to use these different options to find an optimal solution for each specific SPICE application scenario. It turns out that for regular IEEE-754 floating point formats a number format between single and double precision delivers the best trade off between operator size and computation time. Surprisingly, using posit based representations does not improve the overall runtime of simulations.

Divisions: 18 Department of Electrical Engineering and Information Technology
18 Department of Electrical Engineering and Information Technology > Institute of Computer Engineering
18 Department of Electrical Engineering and Information Technology > Institute of Computer Engineering > Computer Systems Group
Date Deposited: 21 Sep 2023 08:45
Last Modified: 06 Feb 2024 15:30
PPN: 515308595
Export:
Suche nach Titel in: TUfind oder in Google
Send an inquiry Send an inquiry

Options (only for editors)
Show editorial Details Show editorial Details