TU Darmstadt / ULB / TUbiblio

High level Hardware/Software Communication Estimation in Shared Memory Architecture

Pandey, Sujan and Zimmer, Heiko and Glesner, Manfred and Mühlhäuser, Max (2005):
High level Hardware/Software Communication Estimation in Shared Memory Architecture.
In: IEEE International Symposium on Circuit and Systems (ISCAS), Kobe, Japan, IEEE Press, [Conference or Workshop Item]

Abstract

This paper presents a method of modeling on-chip communication behavior of a system as a set of communicating processes to find an optimal bus width and interface buffer size for the communication bus. An assumption for the modeling is that the system has already been partitioned and mapped onto the appropriate components of a SoC. We parameterize the communication behavior of a mixed Hw/Sw system considering the amount of data to be transferred, on-chip bus width, computation time of synthesized hardwares, bus topology and bus protocol. With these parameters we estimate the transition probabilities between the communicating processes and model the overall communication behavior of a system by Markov chain. This model is used to estimate the round trip communication delay and buffer size in the bus-interfaces for

different bus widths. From the estimated figures we select the optimal values for those parameters that satisfy given design constraints. The results of applying this approach to an Ogg Vorbis decoder clearly demonstrate the utility of our techniques for modeling communication behavior in order to estimate the bus width and buffer requirements of a complex system.

Item Type: Conference or Workshop Item
Erschienen: 2005
Creators: Pandey, Sujan and Zimmer, Heiko and Glesner, Manfred and Mühlhäuser, Max
Title: High level Hardware/Software Communication Estimation in Shared Memory Architecture
Language: German
Abstract:

This paper presents a method of modeling on-chip communication behavior of a system as a set of communicating processes to find an optimal bus width and interface buffer size for the communication bus. An assumption for the modeling is that the system has already been partitioned and mapped onto the appropriate components of a SoC. We parameterize the communication behavior of a mixed Hw/Sw system considering the amount of data to be transferred, on-chip bus width, computation time of synthesized hardwares, bus topology and bus protocol. With these parameters we estimate the transition probabilities between the communicating processes and model the overall communication behavior of a system by Markov chain. This model is used to estimate the round trip communication delay and buffer size in the bus-interfaces for

different bus widths. From the estimated figures we select the optimal values for those parameters that satisfy given design constraints. The results of applying this approach to an Ogg Vorbis decoder clearly demonstrate the utility of our techniques for modeling communication behavior in order to estimate the bus width and buffer requirements of a complex system.

Title of Book: IEEE International Symposium on Circuit and Systems (ISCAS), Kobe, Japan
Publisher: IEEE Press
Divisions: 20 Department of Computer Science
20 Department of Computer Science > Telecooperation
Date Deposited: 31 Dec 2016 12:59
Identification Number: Pandey05High
Export:
Suche nach Titel in: TUfind oder in Google

Optionen (nur für Redakteure)

View Item View Item