TU Darmstadt / ULB / TUbiblio

Hardware-in-the-loop simulation for the design and testing of engine-control systems

Isermann, Rolf (1998):
Hardware-in-the-loop simulation for the design and testing of engine-control systems.
In: AARTC'98 : IFAC Workshop on Algorithms and Architectures for Real Time Control <5, 1998, Cancun, Mexico> : Proceedings, [Conference or Workshop Item]

Item Type: Conference or Workshop Item
Erschienen: 1998
Creators: Isermann, Rolf
Title: Hardware-in-the-loop simulation for the design and testing of engine-control systems
Language: English
Series Name: AARTC'98 : IFAC Workshop on Algorithms and Architectures for Real Time Control <5, 1998, Cancun, Mexico> : Proceedings
Divisions: 18 Department of Electrical Engineering and Information Technology
18 Department of Electrical Engineering and Information Technology > Institut für Automatisierungstechnik und Mechatronik
18 Department of Electrical Engineering and Information Technology > Institut für Automatisierungstechnik und Mechatronik > Regelungstechnik und Prozessautomatisierung
Date Deposited: 19 Nov 2008 15:59
License: [undefiniert]
Export:

Optionen (nur für Redakteure)

View Item View Item